

Agilent Technologies B4655A FPGA Dynamic Probe

Data sheet

The Challenge

You rely on the insight a logic analyzer provides to understand the behavior of your FPGA in the context of the surrounding system. A typical approach is to take advantage of the programmability of the FPGA to route internal nodes to a small number of physical pins that a logic analyzer can measure. While this is a very useful approach, it has significant limitations.

- Since pins on the FPGA are typically an expensive resource, there are a relatively small number available for debug. This limits internal visibility (i.e. one pin is required for each internal signal to be probed).
- When different internal signals need to be accessed you must change your design to route these signals to pins. This can be time consuming and can affect the timing of the FPGA design.
- Finally, the process required to map the signal names from the FPGA design to the logic analyzer setup is manual and tedious. When new signals are routed out, the need to manually update these signal names on the logic analyzer takes additional time and is a potential source of confusing errors.

A Better Way

Collaborative development between Agilent and Xilinx have produced a faster and more effective way to use your logic analyzer to debug FPGAs and the surrounding system. The Agilent FPGA dynamic probe, used in conjunction with an Agilent logic analyzer, provides the most effective solution for simple through complex debugging.





Best of Show



Debug your FPGAs faster and more effectively with a logic analyzer

The Agilent FPGA dynamic probe, used in conjunction with an Agilent logic analyzer, provides the most effective solution for debugging problems [simple through complex]. The FPGA dynamic probe lets you:

- View internal activity —
 With a logic analyzer, you are
 normally limited to measuring
 signals at the periphery of the
 FPGA. With the FPGA dynamic
 probe, you can now access
 signals internal to the FPGA.
 You can measure up to 128
 internal signals for each
 external pin dedicated to
 debug, unlocking visibility into
 your design than you never
 had before.
- Make multiple measurements
 in seconds Moving probe
 points internal to an FPGA
 used to be time consuming.
 Now, in less than a second you
 can easily measure a different
 set of internal signals –
 without design changes. FPGA
 timing stays constant when
 you select new sets of internal
 signals for probing.
- Leverage the work you did in your design environment —
 The FPGA dynamic probe is the industry's first tool that maps internal signal names from your FPGA design tool to your logic analyzer.
 Eliminate unintentional mistakes and save hours of time with this automatic setup of signal and bus names on your logic analyzer.



Figure 1. The FPGA dynamic probe application endows your logic analyzer with unique productivity enhancements to find problems more quickly.




Figure 2. Create a timesaving FPGA measurement system. Insert an ATC2 (Agilent Trace Core) core into your FPGA design. With the application running on your logic analyzer you control which group of internal signals to measure via JTAG.





Figure 3. Access up to 128 internal signals for each debug pin. Select cores with 1, 2, 4, 8, 16, 32, or 64 signal banks. Signal banks all have identical width (4 to 128 signals wide) determined by the number of pins you devote for debug. Each pin provides sequential access to 1 signal on every input bank. Using an optional 2X time division compression in state mode, each pin can access 2 signals per bank.

A quick tour of the application


Design step 1: Create the ATC2 core

Use Xilinx Core Inserter or EDK to select your ATC2 parameters and to create a debug core that best matches your development needs. Parameters include number of pins, number of signal banks, the type of measurement (state or timing), and other ATC2 attributes.




Design step 2: Select groups of signals to probe

Specify banks of internal signals that are potential candidates for logic analysis measurements (using Xilinx Core Inserter or EDK).



Activate FPGA Dynamic Probe

The FPGA dynamic probe icon allows you to control the ATC2 Core and setup the logic analyzer.



Measurement setup step 1: Establish a connection between the analyzer and the ATC2 core

The FPGA dynamic probe application establishes a connection between the logic analyzer and a Xilinx cable. It also determines what devices are on the JTAG scan chain and lets you pick which one you wish to communicate. Core and device names are user definable.


Measurement setup step 2: Map FPGA pins


Quickly specify how the FPGA pins (the signal outputs of ATC2) are connected to your logic analyzer. Select your probe type and rapidly provide the information needed for the logic analyzer to automatically track names of signals routed through the ATC2 core.


For ATC2 cores with auto setup enabled, each pin of the ATC2 core, one at a time, produces a unique stimulus pattern. The instrument looks for this unique pattern on any of its acquisition channels. When the instrument finds the pattern, it associates that instrument channel with the ATC2 output pin producing it. It then repeats the process for each of the remaining output pins eliminating the need to manually enter probe layout information.


Measurement setup step 3: Import signal names

Tired of manually entering bus and signal names on your logic analyzer? The FPGA dynamic probe application reads a .cdc file produced by Xilinx Core Inserter. The names of signals you measure will now automatically show on your logic analysis interface.











Setup Complete: Make measurements

Quickly change which signal bank is routed to the logic analyzer. A single mouse click tells the ATC2 core to switch to the newly specified signal bank without any impact to the timing of your design. To make measurements throughout your FPGA, change signal banks as often as needed. User-definable signal bank names make it straight forward to select a part of your design to measure.



Correlate internal FPGA activity with external measurements

With each new selection of a signal bank, the application updates new signal names from your design to the logic analyzer. View internal FPGA activity and time correlate internal FPGA measurements with external events in the surrounding system.



Using the FPGA Dynamic probe, each pin provides access to up to 128 internal signals. The number of debug pins can range from 4 to 128 depending on your needs. When using synchronous cores, one additional pin is used for the clock.

| Number of debug pins | Maximum internal signals | | |
|----------------------|--------------------------|--|--|
| 4 | 512 | | |
| 8 | 1024 | | |
| 16 | 2048 | | |
| · | · · | | |
| | | | |
| 128 | 16384 | | |

Agilent B4655A specifications and characteristics

| Supported | ivuit. Aliai | vzers |
|-----------|--------------|-------|
| | | |

| Supported logic analyzers | | | | |
|---|------------------------------------|--|--|--|
| Standalone logic analyzers | | 1680 Seri | es, 1690 Series, 16800 Series | |
| Modular logic analysis systems | | 16900A, 16902A, 16903A with one or more state/timing modules: A single node-locked FPGA dynamic probe license will enable all modules within a 16900 Series system | | |
| Triggering capabilities | | Determin | ed by logic analyzer | |
| Supported Xilinx FPGA families Supported Xilinx cables (required) | | Virtex-5, Virtex-4, Virtex-II Pro series, Virtex-II series, Spartan-3 series Parallel 3 and 4, Platform Cable USB | | |
| | | | | |
| FPGA dynamic probe softv | vare application | | | |
| Maximum number of device | es supported on a JTAG scan chain | 256 | | |
| Maximum number of ATC2 cores supported per FPGA device | | 15 | | |
| Agilent trace core charact | eristics | | | |
| Number of output signals | | User definable: Clock line plus 4 to 128 signals in 1 signal increments | | |
| Signal banks | | User defi | nable: 1, 2, 4, 8, 16, 32, or 64 | |
| Modes | | State (sy | nchronous) or timing (asynchronous) mode | |
| Compression | | Logic ana | 2X compression in state mode via time division multiplexing. Ilyzer decompresses the data stream to allow for full and measurement capability. | |
| FPGA Resource consumption | | Approximately 1 slice required per input signal to ATC2 Core Consumes no BUFGs, DCM or Block RAM resources. See resource calculator at www.agilent.com/find/fpga | | |
| Compatible design tools | | | | |
| ChipScope Pro Version | 1680, 1690, 16800, 16900 Series SV | V Version | Primary New Features | |
| 6.2i, 6.3i | 2.5 or higher | | Mouse-click bank select, graphical pin mapping, .cdc signal name import | |
| 6.2i, 6.3i | 3.0 or higher | | Support for Virtex-4 devices, improved JTAG drivers, single-session multi-core support, user-definable naming | |
| 7.1i | 3.2 or higher | | Plug & run (auto pin mapping), ATC2 "always on" option, ATC2 width + 64 banks, Platform Cable USB support, PRBS stimulus on test bank | |
| 8.2i | 3.5 or higher | | Support for Virtex-5, 16800 Series | |
| EDK (Embedded Developm | ent Kit) | | | |
| 8.1i SP2 | 3.2 or higher | | Support for ATC2 core using EDK flow | |
| Synthesis | | route) ma ATC2 cor • Exempl • Synops • Synops • Synops | erter produces ATC2 cores post-synthesis (pre-place and sking the cores synthesis independent. es produced by Core Generator are compatible with: ar Leonardo Spectrum ys Design Compiler ys Design Compiler II ys FPGA Express ity Synplify | |

Additional information available via the Internet (www.agilent.com/find/FPGA) and www.agilent.com/find/fpga_FAQ.

Ordering information

Ordering options for the Agilent B4655A FPGA dynamic probe:

Option 011

- Entitlement certificate for perpetual node-locked license
- CD with application software

Option 012

- Entitlement certificate for perpetual floating license
- CD with application software

Related Literature

| Publication Title | Publication Type | Publication Number | |
|---|------------------|--------------------|--|
| Agilent Technologies 16900 Series Logic Analysis Systems | Color Brochure | 5989-0420EN | |
| Agilent Technologies Timing and State Modules for the 16900 Series | Data Sheet | 5989-0422EN | |
| Probing Solutions for Agilent Technologies Logic Analyzers | Catalog | 5966-4632E | |
| Agilent 16800 Series Logic Analyzers | Color Brochure | 5989-5062EN | |
| Agilent 16800 Series Logic Analyzers | Data Sheet | 5989-5063EN | |
| Agilent 1680 and 1690 Series Logic Analyzers | Data Sheet | 5988-2675EN | |
| FPGA Dynamic Probe | Data Sheet | 5989-1593EN | |

For copies of this literature, contact your Agilent representative or visit www.agilent.com/find/logic

 $\label{lem:microsoft} \mbox{Microsoft and Windows are U.S. registered trademark of Microsoft Corporation.}$

www.agilent.com

Agilent Technologies' Test and Measurement Support, Services, and Assistance

Agilent Technologies aims to maximize the value you receive, while minimizing your risk and problems. We strive to ensure that you get the test and measurement capabilities you paid for and obtain the support you need. Our extensive support resources and services can help you choose the right Agilent products for your applications and apply them successfully. Every instrument and system we sell has a global warranty. Two concepts underlie Agilent's overall support policy: "Our Promise" and "Your Advantage."

Our Promise

Our Promise means your Agilent test and measurement equipment will meet its advertised performance and functionality. When you are choosing new equipment, we will help you with product information, including realistic performance specifications and practical recommendations from experienced test engineers. When you receive your new Agilent equipment, we can help verify that it works properly and help with initial product operation.

Your Advantage

Your Advantage means that Agilent offers a wide range of additional expert test and measurement services, which you can purchase according to your unique technical and business needs. Solve problems efficiently and gain a competitive edge by contracting with us for calibration, extra-cost upgrades, out-of-warranty repairs, and on-site education and training, as well as design, system integration, project management, and other professional engineering services. Experienced Agilent engineers and technicians worldwide can help you maximize your productivity, optimize the return on investment of your Agilent instruments and systems, and obtain dependable measurement accuracy for the life of those products.



www.agilent.com/find/open

Agilent Open simplifies the process of connecting and programming test systems to help engineers design, validate and manufacture electronic products. Agilent offers open connectivity for a broad range of system-ready instruments, open industry software, PC-standard I/O and global support, which are combined to more easily integrate test system development.



www.agilent.com/find/emailupdates

Get the latest information on the products and applications you select.



www.agilent.com/find/agilentdirect

Quickly choose and use your test equipment solutions with confidence.

For more information on Agilent Technologies' products, applications or services, please contact your local Agilent office. The complete list is available at:

www.agilent.com/find/contactus

Phone or Fax United States:

(tel) 800 829 4444 (fax) 800 829 4433

Canada:

(tel) 877 894 4414 (fax) 800 746 4866

China:

(tel) 800 810 0189 (fax) 800 820 2816

Europe:

(tel) 31 20 547 2111

Japan:

(tel) (81) 426 56 7832 (fax) (81) 426 56 7840

Korea:

(tel) (080) 769 0800 (fax) (080) 769 0900

Latin America:

(tel) (305) 269 7500

Taiwan:

(tel) 0800 047 866 (fax) 0800 286 331

Other Asia Pacific Countries:

(tel) (65) 6375 8100 (fax) (65) 6755 0042 Email: tm_ap@agilent.com

Product specifications and descriptions in this document subject to change without notice.

© Agilent Technologies, Inc. 2006 Printed in USA, May 31, 2006 5989-0423EN

www.agilent.com/find/logic

