
ERROR DETECTOR

12.5 GHz



The MP1764A is used in combination with the MP1763B Pulse Pattern Generator to detect errors used to evaluate conformity with ITU-T standards. In addition, complicated searching for input thresholds or phase adjustments is simplified with the touch of a single key. These functions are ideally suited for the research and development of ultrahigh-speed logic ICs and digital communication systems.

Features

- Auto-search function for setting optimum values of input threshold and phase setting by a "one-touch" operation
- Synchronization of 8 Mbits pattern is easily made within a short period of time (when in frame mode)
- Errors are detected in intervals as short as 0.1 sec.
- Zero wait time counter gate

Specifications

Operation frequency		0.05 to 12.5 GHz
	Input waveform	NRZ
	Input voltage	0.25 to 2.0 Vp-p
	Threshold voltage variable range	-3.000 to +1.875 Vp-p (1 mV steps)
Data input	Phase margin	\geq 70 ps (typical value at 10 Gb/s, PRBS 2 ²³ – 1, and an input amplitude of 1 Vp-p
	Input sensitivity	50 mVp-p (typical value at 10 Gb/s and PRBS 2 ²³ – 1
	Termination	50 Ω connected to GND (other than ECL) or to –2 V (ECL)
	Connector	APC-3.5
	Input waveform	Rectangular wave (<0.5 GHz), rectangular or sine wave (≥0.5 GHz), duty factor: 50%
	Input voltage	0.25 to 2.0 Vp-p
Clock	Input delay variable range	-500 to +500 ps (1 ps steps)
input	Polarity inversion	CLOCK/CLOCK inversion possible
	Termination	50 Ω connected to GND (other than ECL) or –2 V (ECL)
	Connector	APC-3.5
Automatic in search func	nput data threshold/delay tion	Provided, voltage/delay (vertical/horizontal axis)
	Pseudorandom binary sequence pattern (PRBS)	Pattern: 2 ⁿ – 1 (n: 7, 9, 11, 1 <u>5, 2</u> 0, 23, 31) Mark ratio: 1/2, 1/4, 1/8, 0/8 (1/2, 3/4, 7/8, 8/8 are possible with logic inversion.) Number of AND bit shift when setting mark ratio: 1, 3 bits (selectable by using DIP switch on rear panel)
Receive	Data pattern*1	Data length: 2 to 8388608 bits, Pattern reset/preset: ALL/PAGE selectable
Receive pattern	Logic inversion	Positive or negative
	Tracking	Information of pattern set by the error detector is sent to the pulse pattern generator via GPIB.
	Alternate pattern	A/B pattern word length: 128 to 4194304 bits (128 bits steps), Number of loops: Controlled using external signal
	Zero substitution pattern	Zero bit length: 1 to (pattern length –1) bits, Pattern length: 2 ⁿ (n: 7, 9, 11, 15)

Continued on next page

DIGITAL TRANSMISSION MEASURING INSTRUMENTS

	Normal	Valid for PRBS and programmable pattern		
Cumo.	Frame	Valid for programmable pattern (≥128 bits)		
Sync mode	Frame bit length	4 to 32 bits (4-bit step)		
	Quick	Valid for DATA, zero subset pattern		
Error detec		Omission insertion, total (selectable with DIP switch on rear panel)		
	us threshold	Preset value or 10^{-n} (n: 2, 3, 4, 5, 6, 7, 8)		
Synchronou		$0.0000 \times 10^{-16} \text{ to } 1.0000 \times 10^{-0}$		
	Error rate	0 to 9.9999 x 10 ¹⁶		
Measure-	Number of errors			
ment item	Error interval (asynchronous)	0 to 9999999 (interval: 1 ms, 10 ms, 10 ms, 1 s)		
	Error free interval (EFI)	0.0000% to 100.0000% (interval: 1 ms, 10 ms, 100 ms, 1 s)		
	Clock frequency 0.05 to 12.5 GHz, Resolution: 1 kHz, Error: ± (10 ppm + 1 kHz)			
	measurement function	Provided		
	mance data calculation function	Provided [results are output to external printer or external instruments via GPIB.]		
Measureme	ent CH mask	1 to 32 ch (settable independently)		
Block windo	bwError for any block of 32-bit se	gments can be measured.		
Error analys	sis (option 01)	Pattern (256 bits in total) before and after bit in which error occurred is stored.		
Current	Display cycle	0.1, 0.2 s (selectable with rear panel DIP switch)		
data Display mode		INTERVAL/CYCLE (selectable with rear panel DIP switch)		
Measureme	ent mode	Repeat, single, untimed		
Measureme	ent time	1 s to 99 days 23 hours 59 minutes 59 seconds (1 second steps)		
Timer		Year, month, day, hour, minute, second		
	Sync signal output	Number of outputs CLOCK: 1 (1/32 clock, fixed position pattern or variable position pattern selectable) Level: 0/–1 V; Connector: SMA		
	ORED ERROR output (DIRECT)	Number of outputs: 1(1/32 ored error); Level: 0/-1 V; Connector: SMA		
Auxiliary output	ORED ERROR output (STRETCHED)	Output level: TTL; Pulse width: 350 ns (typical); Connector: BNC		
	Alarm output	Output condition: Power recovery, clock loss, asynchronous Output level: TTL Connector: BNC		
output	Frame sync output	Level: 0/–1 V; Connector: SMA		
	Sync gain output	Output level: 0/–1 V; Connector: SMA		
	External mask input	Input level: 0/–1 V; Connector: SMA		
Auxiliary	Resync input	Input level: 0/–1 V: Connector: SMA		
input	Alternate A/B switching input			
	Measurement results			
Display	Gate time			
Display	Alarm			
Audible ala		Year, month, day, hour, minute, second Number of outputs CLOCK: 1 (1/32 clock, fixed position pattern or variable position pattern selectable) Level: 0/–1 V; Connector: SMA Number of outputs: 1(1/32 ored error); Level: 0/–1 V; Connector: SMA Output level: TTL; Pulse width: 350 ns (typical); Connector: BNC Output condition: Power recovery, clock loss, asynchronous Output level: TTL Connector: BNC Level: 0/–1 V; Connector: SMA Output level: 0/–1 V; Connector: SMA Input level: 0/–1 V; Connector: SMA		
External co				
Operating t	emperature range			
Parameter memory		Format: MS-DOS (Rev. 3.1)*2		
Power		* ³ Vac ±10%, 50/60 Hz (100/200 V selectable), ≤800 VA		
Dimensions and mass		426 (W) x 221.5 (H) x 451 (D) mm, ≤35 kg		
EMC		EN55011: 1991, Group 1, Class A EN50082-1: 1992 Harmonic current emissions: EN61000-3-2 (1995)		
		hamonic current emissions. Enoroco-5-2 (1993)		

*1: Relationship between number of pages and items of word length, number of words, and data length

Numerical relation between data length and step width

Data length	Step width
2 to 65536	1 step
65536 to 131072	2 step
131072 to 262144	4 step
262144 to 524288	8 step
524228 to 1048576	16 step
1048576 to 2097152	32 step
2097152 to 4194304	64 step
4194304 to 8388608	128 step

• Relationship between pages of WORD mode and DATA mode

۱	/ariable page range
quotient value	ngth/16, 1 step width (up to e when the remainder is 0, up to e +1, 1 step width)
Data length 2 to 16	Number of pages 1
17 to 32	2
33 to 48	3
≥49	≥4
	1 to < data le quotient value quotient value Data length 2 to 16 17 to 32 33 to 48

DIGITAL TRANSMISSION MEASURING INSTRUMENTS

*2: MS-DOS is a registered trade mark of Microsoft Corporation.

• Floppy disk format

Media type	Memory capacity	Sector length	Sector number	Track number	Recording surface
2HD	1440 KB	512 bytes	18	80	Double-sided
2DD	720 KB	512 bytes	9	80	Double-sided
2HD	1232 KB	1024 bytes	8	77	Double-sided
2DD	640 KB	512 bytes	8	80	Double-sided

*3: Specify one nominal line voltage between 100 and 240 V when ordering. Maximum operating voltage is 250 V.

Ordering information Please specify model/order number, name, and quantity when ordering.

Model/Order No.	Name			
MP1764A	Main frame Error Detector			
J0500A J0515 J0496 J0008 J0491 Z0168 F0079 F0079 F0014 W0887AE W0888AE	Standard accessories Semi-rigid cable (SMA-P • SX-36 • SMA-P), 0.5 m: Coaxial cable (SMA-P • RG-58A/U • SMA-P), 1 m: APC-3.5 J-J connector: GPIB cable, 2 m: Power cord: 3.5 inch floppy disk (MF2HD-3.5MF): Fuse, 10 A (for 100 V mains): Fuse, 6.3 A (for 200 V mains): MP1764A operation manual: MP1764A GPIB operation manual:			
MP1764A-01	Option Error analysis			
J0500B J0322A J0322B J0498 J0499 J0007 Z0054 MB24B B0413A B0163 B0044	J0322ACoaxial cable (11SMA •SUCOFLEX104 •11SMA), 0.5 mJ0322BCoaxial cable (11SMA • SUCOFLEX104 • 11SMA), 1 mJ0498Coaxial cable (APC3.5-P • - • APC3.5-P), 0.5 m(double shielded)Coaxial cable (APC3.5-P • - • APC3.5-P), 1 m(double shielded)(double shielded)J0007GPIB cable, 1 mZ00543.5 inch floppy disk (MF2DD-3.5MF)MB24BPortable Test Rack(rating current of power cord and plug: 20A)B0413ACarrying caseB0163Soft carrying case			
B0044Rack mount (for 1MW • 5U panel)W0887BEMP1764A service manual				